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Abstract—Advanced microgrids consisting of distributed en-
ergy resources interfaced with multi-inverter systems are becom-
ing more common. Consequently, the effectiveness of voltage and
frequency regulation in microgrids using conventional droop-
based methodologies is challenged by uncertainty in the size
and schedule of loads. This article proposes an isochronous
architecture of parallel inverters with only voltage-active power
droop (VP-D) control for improving active power sharing as
well as plug-and-play of multi-inverter based distributed energy
resources (DERs). In spite of not employing explicit control for
frequency regulation, this architecture allows even sharing of
reactive power while maintaining reduced circulating currents
between inverters. The performance is achieved even when
there are mismatches between commanded reference and power
demanded from the actual load in the network. The isochronous
architecture is implemented by employing a global positioning
system (GPS) to disseminate the clock timing signals that enable
the microgrid to maintain nominal system frequency in the entire
network. This enables direct control of active power through
voltage source inverter (VSI) output voltage regulation, even in
the presence of system disturbances. A small signal eigenvalue
analysis of a multi-inverter system near the steady-state operating
point is presented to evaluate the stability of the multi-inverter
system with the proposed VP-D control. Simulation studies and
hardware experiments on an 1.2 kVA prototype are conducted.
The effectiveness of the proposed architecture towards active and
reactive power sharing between inverters with load scenarios are
demonstrated. Results of the hardware experiments corroborate
the viability of the proposed VP-D control architecture.
Index Terms—Common-clock/GPS, low-voltage multi-inverter
microgrid, virtual impedance, voltage active power droop, voltage
source inverter
I. INTRODUCTION
MODERNIZATION of rapidly dispatchable DERs toprovide demand response and ancillary services are
transforming emergent microgrids into advanced microgrids.
Advanced microgrids enable additional flexibility, resilience
and reliability for local resources as well as support of the
large scale grid when connected [1]. These microgrids can be
operated in both grid-connected as well as islanded modes. In
the islanded mode, DERs support local loads in the microgrid
through either centralized, distributed or de-centralized control
architectures. Controllers employed either locally at individual
DERs or at a microgrid level are responsible for stabilizing
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microgrid voltage [2], maintaining power quality with plug-
and-play capabilities [3], apportioning load between various
distributed generations (DGs) [4], and primary frequency re-
sponse support [5]. A number of hierarchical control schemes
achieve one or more of these objectives [6].
A distributed and communication-less approach of control-
ling inverters is typically achieved through droop control meth-
ods. These methods use measurements obtained locally at the
DERs and leverage the relationships between system voltage,
line frequency, and power supplied by the DERs to ensure
regulation of voltage and frequency in the network [7]. In
microgrids with high line inductance (high X/R ratio), DERs
are generally controlled by conventional P − f and Q − V
droop control [8, 9], where P , Q, f , and V are active power,
reactive power, frequency, and voltage respectively. The droop
strategies in microgrids are motivated by the the autonomous
control of synchronous generators, with inherent large rotating
inertia directly coupled with the network that primarily rely on
conventional droop strategies for regulation of system voltage
and frequency. However, low voltage (LV) microgrids use
more converter-interfaced DERs, and thus, exhibit low natural
inertia with significant R/X ratio because of the small spatial
expanse of the networks [10]. Consequently, non-conventional
P−V and Q−f droop control strategies [10, 11] have gained
attention for LV microgrids with the advantages of direct
voltage control [12] and improved harmonic power sharing
[13] compared to conventional droop control. Moreover, in or-
der to improve transient performance and leverage decoupling
compensations for droop controlled MMG, there are several
works in the literature concentrating on modifying the droop
characteristic equations [14, 15, 16, 17, 18]. However, these
more complicated droop characteristic equations are difficult
to analyze, give stability guarantees and difficult to incorporate
in applications.
In traditional droop based strategies, with the frequency
related droop strategy employed, deviation of microgrid fre-
quency caused by mismatches between load and generation is
inevitable. Here, LV microgrids with low inertia converter-
interfaced DERs, the frequency may deviate considerably
from nominal [8, 19, 20]. Typically, a secondary controller,
operating at a slower time-scale than the autonomous droop
based response, utilizes communication between DERs to
restore the steady state system frequency to nominal [21];
however, it is difficult to mitigate the transient frequency
deviation caused by sudden load changes especially in islanded
microgrids. This regulation becomes even more difficult in
the presence of uncertain renewable energy resources along
with the added complexity of synchronizing DERs in a par-
allel inverter network. Other limitations in traditional droop
methods arise from the trade-offs between accurate power
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2sharing on one hand and the desire for stringent regulation of
system voltage and frequency on the other. These trade-offs
result from mismatches in the commanded reference power
and actual load as well as the output impedance of VSI and
line parameters resulting in large circulating currents.
In this article, we propose using only VP-D control for
voltage regulation and address frequency regulation by pro-
viding a common timing signal from a GPS receiver to all
the inverters. This enables generation of a common frequency
reference for all the inverters and avoids the need for explicit
frequency control; moreover, the framework obviates the need
for communication between inverters. In contrast to existing
GPS-based methods [22, 23], our approach simultaneously
achieves multiple objectives including reduced circulating cur-
rents between VSIs with better voltage regulation, reduced
complexity due to the absence of PLL required for frequency
synchronization. Accordingly, the main contributions of the
proposed isochronous architecture are summarized as follows.
1) Access to common clock pulses in this architecture enables
operation of the Multi-inverter MicroGrid (MMG) at a single
frequency even in the presence of system disturbances. VP-
D control decouples voltage regulation objectives from fre-
quency variations thereby alleviating issues such as frequency
dependent control resulting in poor voltage regulation and poor
disturbance rejection. This architecture also enables improved
start up transients, reduced circulating currents between par-
ticipating VSIs and easy plug-and-play of VSIs in the MMG.
2) The architecture does away with issues stemming from
active frequency-regulation in full-droop methods. VP-D con-
trol allows direct control of active power with regulation of
voltage magnitude. The resulting control law guarantees that
the parallel inverters share reactive power such that deviations
from desired reactive power sharing remain bounded while
serving a common load even without explicitly controlling the
reactive power flow. The resulting controller design is simpler
because no explicit Q− f control is required.
3) The proposed framework facilitates a comprehensive analy-
sis that provides: i) delineation analytically of how circulating
current between VSIs depends on output voltage regulation er-
ror; ii) small-signal based stability analysis of the ac microgrid
by having access to the common clock signal to generate α−β
components without added complexities of PLL dynamics.
These provide useful design guidelines for selecting droop
gains and virtual output resistances to maintain system stability
Results show that the proposed architecture exhibits improved
transients over full-droop implementations during start-up and
different plug-and-play scenarios. For scenarios with sym-
metric active, reactive power sharing, an improvement of
96% − 101% is observed in the magnitude of circulating
current between any two inverters, reactive power sharing
ratio accuracy improved from 2.61% − 8.59% to be within
0.68% − 1.07% of desired and transient response time from
0.1238 s to 0.02 s. Voltage regulation error at PCC improved
from 5.71% to < 0.01% (of nominal) during plug-and-play
of the MMG. Experimental results are provided for a system
of two 0.6 kVA inverters under different load variations and
sharing ratios to validate the feasibility and effectiveness of
the proposed isochronous architecture.
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Fig. 1: (a) A parallel N -inverter MMG with outer-droop and inner
multi-loop controllers receiving GPS signals [24] to disseminate clock
signals for frequency regulation, (b) representation of VSI j and VSI
k with respect to common reference frame.
The rest of the paper is organized as follows. Section II
describes the system and control architecture. Section III
provides analytical results for the multi-inverter system, and
Section IV presents simulation and experimental validation on
a two-inverter microgrid network. Finally, Section V summa-
rizes observations and insights that highlight this work.
II. SYSTEM DESCRIPTION AND CONTROLLER DESIGN
This section provides the details of an LV resistive MMG
network containing N parallel VSIs, serving a common load,
ZL, connected at a single point of common coupling (PCC)
as shown in Fig. 1. Each inverter in the MMG includes
a communication module that receives synchronized clock
pulses from the GPS segment [24] through a GPS receiver.
These clock pulses are then used by the proposed outer VP-D
control to provide a synchronized sinusoidal reference voltage
signal to inner-loop controllers located at each VSI forming
the isochronous system architecture. We begin our discussion
by describing first the dynamics of the kth single inverter
system and the controllers employing the proposed control law
for achieving output voltage regulation and load disturbance
rejection through a cascaded multi-loop control architecture.
A. Single Inverter System with multi-loop control design
A single phase H-bridge inverter with an output LC filter is
connected to load ZL through a line resistance rk. The VSI is
modeled as a controllable voltage source, Vinvk, by employing
an average model of the inverter [25]. The dynamics of the
kth VSI are described as:
Lk
diLk
dt
+RkiLk = vinvk − vk, Ck dvk
dt
= iLk − ik
where vinvk, iLk, vk, and ik are average values over one
switching cycle (Ts) of control signal, inductor current, output
voltage, and output current, respectively (See Fig. 2). Taking a
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Fig. 2: The inner-control loop for voltage regulation with a virtual
resistance.
Laplace transform of these equations and eliminating ILk(s),
the open-loop averaged output voltage dynamics of the kth
inverter are given as, Vk(s) =
1
LkCks2+RkCks+1︸ ︷︷ ︸
Gvinvk
Vinvk(s)− (Lks+Rk)LkCks2+RkCks+1︸ ︷︷ ︸
Gik
Ik(s) (1)
The control design objectives are to: i) regulate the output
voltage of the inverter (Vk) to track a reference signal (Vrk);
ii) regulate the output inductor current of the inverter (ILk) to
track a reference signal (Irefk); iii) reject disturbances due to
load variations. We propose the following control law for the
kth inverter:
Vinvk(s) = KrefkVrefk(s)−KvkVk(s) +KikIk(s) (2)
where Krefk = KcurkKvolk, Kvk = Krefk +KcurksCk − 1,
and Kik = −KrefkRvk. As shown in Fig. 2, the control law
takes the form of cascaded voltage and current controllers.The
outer voltage controller, Kvolk, acts on a sinusoidal reference
signal provided by the outer droop law with the incorporation
of a voltage drop, ikRvk, on a virtual resitance, Rvk. A
feed-forward of the line current is used to minimize inrush
currents and improve the transient response of the outer
voltage controller. The output of the voltage controller, Irefk,
provides the sinusoidal reference current signal to be tracked
by the inductor current which generates the controllable volt-
age signal, Vinvk, for the kth VSI. The main advantages of the
inner-outer loop structure are the decoupled design of the fast
inner current controller and the slow outer voltage controller as
well as the increased robustness of the VSI to load variations.
By combining (1) and (2), the closed-loop averaged output
voltage dynamics of kth inverter are given by:
Vk(s) = Gk (Vrefk(s)−RvkIk(s))︸ ︷︷ ︸
Vrk(s)
−ZkIk(s) (3)
where Gk = SkGvinvkKrefk, Sk = (1 + GvinvkKvk)
−1
is the sensitivity transfer function, Tk = 1 − Sk is the
complementary transfer function, and Zk(s) = SkGik. Note
that, Zk(jω0) := (1 + GvinvkKvk)
−1Gik|s=jω0 is the equiv-
alent Thevenin output impedance of the kth inverter at the
fundamental frequency, ω0 = 2pi60 rad/s. The primary control
objectives thus translate to Gk(jω0) ≈ 1 for voltage regula-
tion and the closed-loop inner- current loop transfer function
from Irefk to ILk be such that TIrefk→ILk(jω0) ≈ 1 and
Zk(jω0)  1 for rejecting the effects of load disturbances
(See Fig. 3).
The current-control and voltage-control designs are based on
the internal model principle [25, 26], where the controllers
Kcurk and Kvolk are designed to have poles s = ±jω0
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Fig. 3: Bode plots of sensitivity and complementary sensitivity
transfer function of voltage and current controllers.
and loop-shaping-based design to cancel the pole located at
s = Rk/Lk by the current controller. Moreover, this design
ensures proper separation in bandwidth of both the controllers
(current control loop has the larger bandwidth), which enables
the inner current loop to make the inductor current ILk to track
the reference current Irefk.
An output virtual resistance loop [13] is also adopted to
alleviate the sensitivity of active power sharing to the line
and output impedances. This can be achieved by designing
the virtual resistance, Rvk, to dominate the line impedance
of the kth VSI, rendering the design insensitive to line and
filter parameters. However, Rvk is bounded above to ensure
VSI output voltage regulation to be within prescribed limits as
larger Rvk results in larger regulation error by reducing Vrk.
Assumption 1. The proposed control design shown in Fig. 2
satisfies the following properties:
1) vrefk(t) and ik(t) are sinusoidal with frequency ω0.
2) Kvolk(s) has poles at ±jω0, that is, 1
s2 + ω20
is a factor
in Kvolk(s).
3) The closed-loop system from reference voltage, vrk(s),
to output voltage, vk(s), is stable.
The following theorem shows that if all external inputs (i.e.,
vrefk(t) and ik(t)) to the system are sinusoidal with frequency
ω0, then the inverter voltage follows the sinusoidal reference
vrk(t) with zero steady-state error.
Theorem 1. Under Assumption 1, the closed loop system in
steady state satisfies,
vk(t) = vrk(t) = vrefk(t)−Rvkik(t).
Furthermore, Gk(jω0) = 1 and Zk(jω0) = Rvk in (3).
Proof. See Appendix.
B. Outer Voltage-Active Power Droop
The sinusoidal voltage reference signal, Vrefk(s), used by
the inner multi-loop controllers is generated by the proposed
VP-D control law. The proposed droop law does not facilitate
any explicit control on reactive power (Q) unlike full droop
control methodologies where active and reactive power are
controlled separately by controlling voltage and frequency
respectively. The VP-D law for the kth VSI is
Ek = E
∗ − nk(Pk − P ∗k ), (4)
4where Ek, E∗, nk, Pk, and P ∗k are inverter output voltage mag-
nitude, reference output voltage magnitude, droop coefficient,
measured output active power, and reference active power of
the kth inverter. Here, vrefk(t) = Ek sin(ω0t). To control Ek,
it is necessary to measure Pk. This is usually achieved by
measuring instantaneous power (i.e., pk = vk(t)ik(t)) and
passing it through a first order low pass filter (LPF) with
bandwidth ωP which is designed to be much smaller than the
voltage control loop. Reference [27] proposes a framework
for obtaining a near-exact solution for determining the active
power for a single VSI serving a load.
C. Isochronous Architecture
An isochronous architecture can be achieved by providing
a common timing signal to all inverters in the network.
The advantages of such an architecture over frequency droop
are delineated earlier in this article. GPS is used to obtain
absolute time, time interval and frequency with precision
up to a nanosecond (ns). GPS receiver modules have the
ability to measure high precision timing signals which are
readily available and inexpensive. This makes them an ideal
candidate for time synchronization applications. It is assumed
here that there is accurate and precise synchronization of the
real-time clocks of the networked distributed devices to the
common clock and that the clock synchronization protocol is
in compliance with IEEE 1588-2008 standards [28].
It is imperative that such an architecture be robust to any
momentary loss of access to the common clock by one or more
inverters in the system. Such a protocol is assumed and its
mitigation is not a point of discussion for this article. However,
mitigation of such scenarios can be achieved by employing a
corrective mechanism, for example by employing a local clock
at each VSI for satisfactory operation. This is possible since
a local clock can provide a reasonable estimate of GPS time
signal for tens of seconds, eventually shifting the operating
point in response to load changes causing degradation in
power system performance. For conditions of continued signal
loss, the VSI unit cannot participate in system wide load
sharing and should be isolated from the rest of the system.
Methodologies such as radio reference signal could be used
if there is sufficient concern about system wide loss of GPS
reference signal [29]. Similarly, [30] utilizes three different
PLL structures to guarantee robustness versus delay or loss in
communication to synchronize the phase and the frequency of
all of the devices connected to the microgrid.
III. MULTI-INVERTER SYSTEM ISOCHRONOUS OPERATION
A. Performance of Individual Inverters
In this section, the performance of the multi-inverter system
with the proposed VP-D approach is analyzed. A benefit of
the VP-D approach is that reactive power sharing among
individual inverters is maintained within a bound without
having control of reactive power explicitly defined as a con-
trol objective. Theorem 2 provides analytical expressions for
output voltage and line currents of networked VSI units.
Theorem 2. If the conditions of Assumption 1 hold, then
for any complex load ZL for the network shown in Fig.
1, the steady-state voltage and current at the output of the
kth inverter are, respectively, vk(t) = Vk sin(ω0t+ ψk) and
ik(t) = Ik sin(ω0t+ φk), where,
Ik =
γk
rk +Rvk
N∑
m=1
Em
rm +Rvm
, tanφk =
sin∠α
cos∠α− βk|α|
Vk =
√
(Ek −RvkIk)2 + (RvkIk)2, tanψk = sinφk
cosφk − EkRvkIk
where γk, βk, and α are defined in the proof.
Proof. See Appendix.
Corollary 2.1. In the case of purely resistive load ,i.e., ZL =
RL, the steady state voltage and current at the output of the
kth inverter are vk(t) = Vk sinω0t and ik(t) = Ik sinω0t for
Vk, Ik ∈ IR+. In other words, phase lags φk = ψk = 0.
Proof. From the expression of α in Theorem 2, it can be
clearly stated that if ZL = RL, then α is a pure real number
and thus ∠α = 0. Therefore,
tanφk = 0 =⇒ φk = 0 =⇒ tanψk = 0 =⇒ ψk = 0
Remark 2.1. With the assumed control architecture and
without any explicit control of reactive power, there will be no
extraneous reactive power flows if the load is purely resistive.
This also holds true when there is an active power mismatch.
This is validated and elaborated in Section IV-B and Fig. 11(a).
B. Design Guideline for Droop Coefficients
In the following theorem the phase difference between
inverter currents ik and ij is characterized in the general
setting for complex linear loads.
Theorem 3. Let δk = Ek−E
∗
E∗ , δ =
(
δ1 . . . δN
)T
,
λv := (
1
r1+Zv
. . . 1rN+Zv )
T , ξ = λvλv1 , ν =
ZLλ
T
v 1
1 + ZLλTv 1
. Suppose the conditions of Assumption 1 hold,
then the phase φk of ik differs from the phase φj of ij , given
as, tan(φk − φj) =
Img(ν)
δk − δj
1 + ξT δ(
Re(ν)− 1 + δk
(1 + ξT δ)
)(
Re(ν)− 1 + δj
(1 + ξT δ)
)
+ Img2(ν)
.
(5)
Proof. See Appendix.
Remark 3.1. For purely resistive load, tan(φk − φj) = 0 as
ν becomes real. This also follows from Corollary 2.1.
Corollary 3.1. Suppose δk = O() and |ZLλT1|  1 then,
tan(φk − φj) ≈
(
N∑
m=1
|ZL| sin θL
rm +Rvm
)
(δk − δj)
5Proof. Assuming that δk are small so that:
1 + δk/(1 + ξ
T δ) ≈ 1, it follows that
tan(φk − φj) ≈ −λTv 1|ZL|2 Im(1/ZL)(δk − δj)
= (δk − δj)
N∑
m=1
|ZL| sin θL/(rm +Rvm),
where cos θL is the power factor of the load ZL.
Remark 3.2. Corollary 3.1 extends the relationship in (5) to
show that to ensure the phase difference in the inverter currents
to be small, the values Ek have to be close to E∗. Indeed,
for the phase difference of the currents to be smaller than
  1, it follows that |δk − δj | ≤ 
∑
m
1
rm+Zv
|ZL| sin θL needs to be
satisfied, where cos θL is the p.f. of the load, ZL. Moreover,
when compared to |ZL| the branch resistance, rk, and virtual
resistance, Rv , are both designed small. Thus, the assumptions
in Corollary 3.1 are not restrictive.
Remark 3.3. The expression for δk depends only on Ek,
whereas all other parameters are load and network parameters.
Moreover, the deviation of Ek from E∗ is dictated by the outer
droop law. Thus, this analysis aids the appropriate choice of nk
and the allowable mismatch from the reference active power
P ∗k that is to be delivered, E.g., selecting droop gains ni, nj
for any two inverters i, j, such that ni(P ∗i −Pi) = nj(P ∗j −Pj)
will keep reactive power flows in check.
C. Stability Analysis
One of the important aspects to be investigated for the multi-
inverter system operation is its stability. The non-linear multi-
inverter closed-loop system can be represented as,
X˙(t) = f(X(t), u(t)) (6)
where X(t) denotes states of the system including both phys-
ical variables and internal control variables as shown in Table
I and the input to the system, u(t) is vPCC(t). The objective
is to develop a small signal model of the multi-inverter system
by linearizing the system (6) around a stable operating point.
We consider the dk − qk axis as the local reference frame
for the kth VSI operating at a rotating frequency ωk. The
individual VSI state equations are derived in terms of their
individual local reference frame. The local reference frames
are transformed to the global reference (D-Q) frame which
is chosen to be the PCC reference frame operating at ωcom.
This allows for generalizing the VP-D architecture beyond
single-phase microgrids. We first consider the state equations
of individual VSIs in their local reference frames represented
by Θk := θcom − θk, where θcom represents the synchronous
reference frame angle at PCC and θk represents the deviation
of the kth VSI from the synchronous reference frame (Fig. 1
b). The translation between local dk−qk frame to global D-Q
frame is given by,
TΘk =
[
cos Θk − sin Θk
sin Θk cos Θk
]
,
We consider,
vkdq = [vkd vkq]
T , ikdq = [ikd ikq]
T , iLkdq = [iLkd iLkq]
T ,
where,
[
xkd
xkq
]
= TΘk
[
xα
xβ
]
. xα and xβ are the α − β
components of a given state x. For the single phase case,
xβ = 0. Note that having access to the common clock signal
facilitates generation of α − β components without added
complexities of a PLL implementation. This is given by the
following transformation matrix,
Note that in the case of perfect synchronization with the GPS
clock signal, θk = 0 for all VSI as a result of which all
inverters can be represented in the reference frame eliminating
the need for translating each VSI’s states into the common ref-
erence frame. Each of these VSI units comprise an outermost
droop control, inner multi-loop voltage and current controllers,
output LC-filter connected to the PCC through line impedances
and are terminated at the common load. Combining these
dynamics, the small signal state space model of the kth single
inverter system is given as,
∆X˙k = Ak ∆Xk +Bk T
−1
Θk
∆VPCCDQ (7)
where ∆Xk = [∆Pk ∆φkdq ∆γkdq ∆iLkdq ∆vkdq ∆ikdq]T ,
Bk =
[
09×2
−1
Lk
I2×2
]
and Ak is given as (Γkv = −RvkKivωcv),
Combined model of the N inverter system can now be
written as [31, 32],
∆X˙ = A ∆X + B ∆VPCC,DQ, (8)
where ∆X = [∆X1 ∆X2 . . . ∆XN ]T ,
A = diag(A1, A2, . . . , AN ) and B =[
B1 T
−1
Θ1
B2 T
−1
Θ2
. . . BN T
−1
ΘN
]T
.
Considering the dynamics of the lumped complex (ZL) load
and considering only a resistive load for simplicity, we obtain:
∆VPCC,DQ =
N∑
k=1
TΘk∆ikdqRL (9)
Thus, using (9) in (8) we get, ∆X˙ = (A +RLB TΘ)︸ ︷︷ ︸
Asys
∆X,
where, TΘ is a matrix that captures the coupling of VSI
interconnection at PCC. Stability analysis in the presence
of a complex R − L load can be obtained in a similar
manner. The stability analysis of the system is given by the
eigenvalues of Asys. For a two inverter setup the eigenvalues
of the system are shown in Fig. 4 setup configured with
the parameters of Table II. The results are obtained for the
case of an asymmetric power sharing ratio of 2.2. The line
paramerters are chosen to be Line1 = 0.2 Ω + jωo 0.1 mH
and Line2 = 0.2 Ω + jωo 0.15 mH .
Remark 3.4. The small signal stability analysis reveals that
the stability of the system is maintained in the VP-D archi-
tecture when deviation, θk, for all individual VSI units with
respect to the common reference frame are ≤ ±5◦ . The
presence of larger inductive loads (low power factor) results
TABLE I: States of the multi-inverter system
Parameters States
Droop & LPF Pk
Voltage Controller φk,dq
Current Controller γk,dq
LC filter iLk,dq , vk,dq
Line parameters ik,dq
Load, ZL iLoad,DQ
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in driving the eigenvalues of the linearized system towards the
origin.
IV. RESULTS
A. Simulation Results
To validate the viability of VP-D-based control of a
multi-inverter system, a MATLAB/SIMULINK-based switch-
ing model of two inverters sharing a common load at PCC in
a LV resistive network is simulated. The network and inverter
parameters used in the simulation are listed in Table II. Fig. 5
shows the voltage and current output results from a simulation
where two parallel inverters are serving a common load of 0.58
kVA with p.f. = 0.9 (lagging). Both inverters are operated
with n1P∗inv1 = n2P
∗
inv2
= 2.5 and P∗inv1 = P
∗
inv2
= 250W.
Fig. 5(a) shows that the P share between two inverters, i.e.,
Pinv1/Pinv2 , is maintained at 1.07. Note here that without hav-
ing a separate Q control strategy, the reactive power sharing
between the inverters is nearly even. Here, Qinv1/Qinv2 is
0.88. The mismatch between actual measured and reference
output active power for both the inverters, primarily because
of finite line losses, results in a small voltage deviation from
E∗ (around -0.5%) at the PCC. The voltage waveform at the
PCC and the output current are shown in Fig. 5(b). Fig. 5(c)
shows the circulating current between the two inverters, which
is significantly low compared to the rated output current.
TABLE II: Parameters for Experimental Prototype
Parameters Values
Cut off frequency (ωp) 1 (Hz)
Nominal Voltage at PCC 120 V
Nominal Frequency at PCC (ω0) 60 Hz
Branch Resistance 0.2 Ω
Inverter DC Link Voltage 250 V
Inverter Filter Inductance 0.063 mH
Inverter Filter Capacitance 1 µF
Rated Power of Inverter1 0.6 kVA
Rated Power of Inverter2 0.6 kVA
DC Source 1
DC Source 2
Common Load
NetworkInverter1
Controllerinv-1
Common Clock Inverter2
Controllerinv-2
Fig. 6: Experimental prototype for 1.2 kVA two inverter setup with
common clock and network resistances.
1) Mismatched line parameters: Simulations for a number
of scenarios are considered each for symmetric as well as
asymmetric active power sharing between the two inverters
with mismatched reference and injection values of active
power for the two inverters. Total reference power commanded
from each inverter is P ∗inv1 = P
∗
inv2 = 0.6 kW whereas the
actual load, ZL, is a series R-L load with R = 11.52 Ω and
L = 0.02293 H. Rv = 0.2 Ω for both inverters. The obtained
reactive power share is 0.9 ≤ Qinv1Qinv2 ≤ 1.03, when the line
resistance of inverter 2, satisfies 0.6 rk1 ≤ rk2 ≤ rk1. For the
cases when the line resistances are highly mismatched ( i.e.,
rk2 = 0.5 rk1), Qinv1Qinv2 , is 0.868 with a worst-case sharing
ratio of 0.735 obtained when rk2 = 0.1 rk1. This result
demonstrates the performance of the proposed architecture
in worse-case conditions toward mismatches in active power
references and line parameter.
2) Plug-and-play capability: A three VSI network is con-
sidered. At t = 0 s VSI-1 is on and synchronized with the local
clock signal serving a load, ZL = 3kW (0.97 pf lagging). At
t = 0.1 s and t = 0.25 s, VSI-2 and VSI-3 set individual
clock receive flags high respectively to receive synchronized
clock pulses for reference generation. The output voltages at
the capacitor of VSI-2 and VSI-3 are thus generated at these
instants. In order to demonstrate the plug and play capability,
VSI-2 is connected to the common load and VSI-1 at t = 0.2
s and VSI-3 is then connected to the rest of the network
at t = 0.3 s. Symmetric power sharing is desired at all
VSIs. Output voltages, line currents and circulating currents
are shown in Fig. 7. Fig. 8 shows the symmetric sharing of
the load, ZL, with active power sharing ratio of 1 as well as
reactive power sharing ratio of > 0.95 at steady state even
when no Q control is implemented. Finally, at t = 0.4s, a
load transition to 4.5 kW (0.97 p.f.lagging) occurs.
3) Comparison with full droop (P − V/Q− f ): The three
VSI network as above is considered while implementing a full
droop architecture with P−V and Q−f droop laws. At t = 0 s
VSI-1 is on and serving a load, ZL = 3kW (0.97 pf lagging).
At t = 0.1 s and t = 0.3 s, VSI-2 and VSI-3 are synchronized
and connected to the network. The presence of an integrator
in the Q− f droop implementation results in initial transients
in output voltage and current of the VSIs that cause in higher
transient and steady state circulating currents. This is apparent
at t = 0.1 s and t = 0.3 s when the VSIs are turned
on (see Fig. 9). At t = 0.4s, a load transition to 4.5 kW
(0.97 p.f.lagging) occurs. The full droop implementation also
suffers from longer transient times to reach steady state in
both active and reactive power sharing as well as poor reactive
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Fig. 7: Output voltages, line currents and circulating current for a
three inverter system with VP-D architecture for demonstrating plug
and play.
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Fig. 8: Active, reactive power sharing performance for the three
inverter system implementing VP-D for plug-and-play.
power sharing ratio (sharing ratio of 1 is desired) during load
changes and steady state values due to mismatch in com-
manded and actual reactive power (see Fig. 10). Meanwhile,
the isochronous architecture provides improved transient and
steady state performance during black starts, plug-and-play
of VSIs and load changes even in mismatched conditions.
High power sharing accuracy during plug-and-play and fast
transient response demonstrates the superiority of the proposed
architecture over full droop methods in MMGs.
B. Experimental Validation
Experiments are carried out in a laboratory setup as shown
in Fig. 6. The experimental configuration consists of two
single-phase insulated-gate bipolar transistor-based H-bridge
inverter units along with LC output filter and controller unit
for each, a purely resistive network, a variable common load
served by both inverter units, and a Raspberry Pi-based (RPi)
clock pulse generator. The RPi unit provides clock pulses with
precise time-stamping. Each inverter consists of a digital input
module to emulate a GPS receiver. All inverters synchronize
their local clocks, using zero-crossing detection and pulse
counting, to the RPi clock signal transmitted as a square wave.
This clock signal is then used to generate sinusoidal references
to individual inner-loop controllers. Each inverter unit is rated
as 0.6 kVA operating and utilizing a switching frequency of
20 kHz. The active power control including active power
calculation and droop control, reference voltage generation,
inner voltage and current controller, and PWM generation,
digital input module are implemented on a TMS320F28335
digital signal processor. The inverter and network parameters
are provided in Table II. The value of the droop coefficients
for both inverters − i.e., n1, n2 are selected as 2×10−4 V/W.
The loop-shaping controllers Kcurk and Kvolk are designed
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Fig. 9: Output voltages, line currents and circulating current for a
three inverter system implementing P ∼ V,Q ∼ f full droop for
plug-and-play.
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Fig. 10: Active, reactive power sharing performance for the three
inverter system with full droop for plug-and-play.
as described in Section II-A with bandwidths 980 Hz and 600
Hz, respectively, for closely tracking sinusoidal references.
The expressions of Kvolk and Kcurk are as follows:
Kvolk =
s(s+3139)(s+1172)(s2+3328s+8.895×106)
1492.75(s+5390)(s+1406)(s2+(2pi60)2)
Kcurk =
38403(s+1406)(s+222)
(s+6468)(s2+(2pi60)2)
To verify the proposed VP-D control of the multi-inverter
system, two case studies are conducted for experimental val-
idation of the active and reactive power sharing performance
(as shown in Fig. 11) using the hardware prototype. Case
1 considers two inverters serving a common load of Stot =
0.87 kVA with transition at t = 2.22 s to Stot = 0.61 kVA
maintaining unity power factor throughout. Meanwhile, Case 2
studies two inverters serving a common load of Stot = 0.6 kVA
with transition at t = 2.34 s to Stot = 0.84 kVA maintaining
0.8 power factor throughout.
In Case 1, both inverters are assigned with asymmetric
active power references of P∗inv1 = 0.56 kW and P
∗
inv2
= 0.31
kW throughout the operation. The active power sharing ratio
of 1.8±10% is maintained throughout the operation, as shown
in Fig. 11(a). Moreover, the output reactive powers of both the
inverters are zero, which is a direct validation of Corollary 2.1.
The transient time of the inverter, which here is defined as the
90% settling time of the inverter’s output current peak after
a load step, is about 0.037 s (i.e., 2.2 cycles of 60 Hz). This
demonstrates the ability of the proposed controller to inject
real power into the network to provide ancillary support to the
microgrid in fast- (primary response) timescale regimes. Fig.
11(c) shows the voltage and output current waveforms of both
inverters before and after the load transition. There is a finite
active power mismatch (∆ ≈ +4.44%) that causes a deviation
(≈ +2.5%) of voltage magnitude at the PCC from its nominal
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Fig. 11: Hardware results of (a) P -Q share between two parallel inverters in Case 1, (b) P -Q share in Case 2 (c) common grid voltage
and output currents in Case 1, (d) common grid voltage and output currents in Case 2 and (e) circulating current in Case 1, (f) circulating
current in Case 2.Case 1 has a load of 0.87 kVA with transition at t = 2.22s to 0.61 kVA with p.f. = 1.0 and Case 2 has a load of 0.6 kVA
with transition at t= 2.34s to 0.84 kVA with p.f. = 0.8.
value. These deviations are attributed to measurement error in
active power at relatively low power operating conditions. Fig.
11(e) illustrates the circulating current between two inverters
throughout the operation [33]. Clearly, the magnitude of the
circulating current is significantly less than the nominal output
current ratings of the inverters. The total harmonic distortion
(THD) values of the voltage waveform at the PCC before and
after the transition are 1.86% and 1.47%. These values are
also maintained within acceptable standards [34]. Similarly,
in Case 2, the inverters are assigned asymmetric active power
references of P∗inv1 = 0.3 kW and P
∗
inv2
= 0.18 kW throughout
the operation. The sharing ratio of active power is maintained
at 1.67 throughout the operation. Moreover, reactive power is
shared with a ratio of 1.2 ± 10% without implementing any
dedicated Q control strategies throughout the operation. Fig.
11(d) illustrates the voltage and output current waveforms of
both inverters before and after the load transition. The transient
time of inverter current is 0.05 s (i.e., 2.99 cycles of 60 Hz).
Here, ∆ ≈ −5.56% that results in a deviation (≈ −3%) in
PCC voltage magnitude from its nominal. Fig. 11(f) illustrates
the circulating current between the two inverters.
C. Design Considerations of Multi-Inverter System
This section provides design guidelines to restrict limits
on reactive power flows for implementing VP-D control in
a multi-inverter system. Fig. 12 shows experimental results
for the variation in phase difference (inverter currents) when
an electronic load ( Fig. 6), ZL with apparent Power S = 0.6
kVA is varied in power factor from p.f. = 0.5 to unity. It
is important to emphasize here that even with such a low
power factor of the load to be served and no explicit control
over reactive power flows of the system, the phase difference
between currents is maintained low (≈ 10◦ or less) by the
proposed controller architecture.
Fig. 12(a) and Fig. 12(b) show that higher values of branch
resistance and virtual resistance lead to smaller phase differ-
ences. This, however, may lead to a decrease in the accuracy
of active power sharing in the network. From Fig. 12(c) and
Fig. 12(d) it can be observed that a choice of smaller
∑
i niP
∗
i
results in a smaller phase difference. These observations serve
as design considerations to limit reactive power flows and
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Fig. 12: Experimental results of phase difference between output
currents of two inverters serving common load with varied power
factors in the scenario of having various values of (a) ΣiniP ∗i with
n1P
∗
1 = n2P
∗
2 , (b) ΣiniP ∗i with n1P
∗
1 6= n2P ∗2 .
implement an isochronous VP-D architecture in an LV multi-
inverter system.
V. CONCLUSION
In this paper, a voltage-active power half-droop was pro-
posed and demonstrated to show high power sharing accuracy
during plug-and-play and fast transient response of the pro-
posed architecture over full-droop methods in a resistive LV ac
microgrid. A loop shaping-based control law was designed for
a single inverter unit to enable close regulation of the reference
sinusoidal voltage signal to be tracked. A novel isochronous ar-
chitecture was also proposed to maintain the system frequency
and enable active power sharing in the multi-inverter system.
The main advantage of the proposed architecture is to keep
the reactive power flows small among the inverters without
implementing an explicit Q− f droop law, thereby, reducing
the overall complexity of the inverter controllers. Small signal
based stability analysis was conducted to show the feasibility
of the proposed architecture for various scenarios of the multi-
inverter system. Moreover, analytical results were derived to
9provide design guidelines for selecting droop gains when
there are active power mismatches and uncertainties in the
load present in the LV microgrid. Experimental results were
provided for various scenarios that validate the performance
and capabilities of the proposed controller architecture.
APPENDIX
Proof of Theorem 1: The steady-state tracking error is:
lim
s→0
s
[[
Vrefk(s)−RvkIk(s)
]− [GkVrefk(s)− ZkIk(s)]]
= lim
s→0
s(1−Gk)Vrefk(s)− lim
s→0
s(Rvk − Zk)Ik(s)
Now, Gk formulated in (3) can be written as:
Gk =
GpkKvolk
1+GpkKvolk
where Gpk = 1Cks
GckKcurk
1+GckKcurk
, Gck =
1
Lks+Rk
Suppose Kvolk has poles at ±jωo. Hence, Kvolk can be
factored as Kvolk = nvolkdvolk(s2+ω2o) . Thus, because Gpk has a
pole at s = 0, it is evident that (1−Gk) will have a numerator
with a factor (s2+ω2o)s. This implies that Gk(jωo) = 1. Also,
from the final value theorem, it follows that:
lim
s→0
s(1−Gk) ωo
s2 + ω2o
= 0.
In a similar manner, we can rewrite the expression of Zk as:
Zk = GkRvk + (1−Gk)( 1sCk ) 11+GckKcurk
Since Gk(jωo) = 1, it follows that Zk(jωo) = Rvk. Also,
from the final value theorem, it follows that:
lims→0 s(Rvk − Zk) ωos2+ω2o
= lims→0 s(1−Gk)Rvk ωos2+ω2o
+ lims→0 s(1−Gk)( 1sCk ) 11+GckKcurk ωos2+ω2o = 0
As the term (1−Gk) has a factor s(s2 + ω2o) it follows that
lim
s→0
s(1−Gk)Rvk ωo
s2 + ω2o
= 0
lim
s→0
s(1−Gk)( 1
sCk
)
1
1 +GckKcurk
ωo
s2 + ω2o
= 0
This implies that in steady state the output of inner-loop
controller tracks the input sinusoidal reference vrk(t) =
vrefk(t)−Rvkik(t) with zero error.
A. Extension for Multiple Inverter System
The closed-loop averaged output voltage dynamics of (3)
can be extended for N inverters and described by:
V(s) = GVref (s)− ZI(s) (10)
where, V(s) , [V1(s) V2(s) . . . VN (s)]T ,
Vref , [Vref1(s) Vref2(s) . . . VrefN (s)]T , I(s) ,
[I1(s) I2(s) . . . IN (s)]
T , G , diag(G1, G2, . . . GN ) and
Z , diag(Z1, Z2, . . . ZN ). Assuming a linear load, the
closed-loop expression of V(s) and I(s) can be formulated
by using the admittance matrix Y(s), as follows:
V(s) = [I − ZY(s)]−1GVref (s) (11a)
I(s) = Y(s)[I − ZY(s)]−1GVref (s) (11b)
where Y(s) := Λ − h(s)λλT , h(s)−1 :=
ZL(s)
−1 +
∑N
k=1 r
−1
k , λ = [r
−1
1 r
−1
2 . . . r
−1
N ]
T , and
Λ = diag(r−11 , r
−1
2 , . . . r
−1
N ). In a similar way, Vref can be
formulated by rewriting in matrix form:
vref = [E
∗1−N (P−P∗)] sinωot = E sinωot (12)
where N , diag(n1, n2, . . . nN ), P , [P1 P2 . . . PN ]T ,
P∗ , [P ∗1 P ∗2 . . . P ∗N ]T .
Proof of Theorem 2: For clarification, Rv :=
diag(Rv1 Rv2 . . . RvN ). Also, Vref can be written as
Eµ(s), where µ(s) = ωos2+ω2o is the Laplace transform of
a sinusoid with frequency ωo. Using the Woodbury matrix
identity and matrix manipulation:
Y(s)
−1
= Λ−1 + η11T , η := h(s)1− h(s)λTΛ−1λ−1
Therefore, I(s) = (Y(s)−1 + RvI)−1Eµ(s)
=
(
(Λ−1 + RvI)︸ ︷︷ ︸
Λ−1v
+η11T
)−1
Eµ(s)
= [Λv − η Λv11
TΛv)
1 + η1TΛv1
]Eµ(s)
= ΛvEµ(s)− αλvλTvEµ
where α−1 = Z−1L +
∑
m
(rm +Rvm)
−1
λv =
(
1
r1+Rv1
. . . 1rN+RvN
)T
Λv = diag
(
1
r1 +Rv1
, . . . ,
1
rN +RvN
)
Thus, it follows that for the kth inverter in the steady state:
ik(t) = Ik sin(ωot+ φk)
where:
Ik =
( N∑
m=1
Em
rm +Rvm
)
γk
rk +Rvk
γk =
√(
βk − |α| cos∠α
)2
+ |α2| sin2∠α
βk = Ek(
N∑
m=1
Em(rm +Rvm)
−1)−1
cosφk = (βk − |α(jωo)| cos∠α(jωo))/γk;
sinφk = (−|α(jωo)| sin∠α(jωo))/γk;
By denoting |α| = |α(jωo)| and ∠α = ∠α(jωo),
tanφk =
−|α| sin∠α
βk − |α| cos∠α(jωo) =
sin∠α
cos∠α− βk|α|
Now, from Theorem 1:
vk(t) = Vrefk(t)−Rvkik(t) = Ek sin(ωot+ ψk)
where Vk =
√
(Ek −RvkIk cosφk)2 + (RvkIk sinφk)2
and tanψk =
−RvkIk sinφk
Ek −RvkIk cosφk =
sinφk
cosφk − EkRvkIk
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Proof of Theorem 3: From the expression of tanφk deduced
in the previous proof. Now, tan(φk − φj):
=
sin∠α
cos∠α− βk/|α| −
sin∠α
cos∠α− βj/|α|
1 +
∏
l=k,j
(
sin∠α
cos∠α− βl/|α|
)
=
(
(βk − βj)/|α|
)
sin∠α∏
l=k,j
(
cos∠α− βl/|α|
)
+ sin2∠α
=
(δk − δj) sin∠α/(|α|λTv (1 + δ))∏
l=k,j
(
cos∠α− βl/|α|
)
+ sin2∠α
=
(δk − δj) sin∠ν/(|ν|(1 + ξT δ))∏
l=k,j
(
cos∠ν − 1 + δl
(1 + ξT δ)|ν|
)
+ sin2∠ν
=
Im(ν)(δk − δj)/(1 + ξT δ)∏
l=k,j
(
Re(ν)− 1 + δl
1 + ξT δ
)
+ Im2(ν)
where βk = Ek/λTvE = E
∗(1 + δk)/λTv (1 + δ)E
∗, ξ =
λv/λ
T
v 1, ν := αλ
T
v 1}. Note that:
Im(ν) = Im(ν − 1) ≈ − Im
(
1/ZLλ
T
v 1
)
1− Re(ν) = Re (1/ZLλTv 1)
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